Abstract: This paper introduces a Bilinear Skewed Parallel Memory (BilisPM), which can support multiple conflict-free access types and the circular addressing in X-Y directions of the 2D space. BilisPM features matched Memory Modules (MMs) and can effectively save the on-chip area. We introduce the formal specifications of BilisPM and give its hardware implementation. Experimental results show that BilisPM can reduce the chip area by 22.7% on average (38.1% at most), and its controller consumes smaller chip area at reasonable critical path delay, as compared with the traditional schemes with unmatched MMs.
Introduction
The Parallel Memory (PM) organizations, which consist of several Memory Modules (MMs), have been widely used in SIMD processors and are especially suitable for the video/image algorithms requiring 2D space accesses.
Conventional simple PM schemes [1, 2, 3] cannot simultaneously support enough access types without conflicts due to their matched MMs. Here "matched" means that if the SIMD data path width is M×N, the number of needed MMs will be also M×N. Park [4, 5] uses P MMs (P is a prime number larger than M×N) to support accesses by row, column, block and diagonal. However, this approach introduces redundant MMs and cannot provide the circular addressing. C. Liu [6] fixes the limitations of Park's scheme using 2M×N MMs which results in more chip area cost.
We propose a novel Bilinear Skewed Parallel Memory (BilisPM). It features matched MMs and the width of each MM is extended from one byte to two bytes. By proposed mapping functions, BilisPM can support conflict-free accesses by row, column, block and etc. BilisPM will not introduce extra chip area because it only changes the shape of each MM and needs no additional MMs. Besides, it uses the linear skewed method in the X and Y directions, so BilisPM can provide the circular addressing in the two 2D directions.
Theories of BilisPM
Our BilisPM has matched MMs, and the width of each MM is different from that of traditional schemes. So, it possesses the particular mapping functions. We first give the mapping functions of BilisPM and prove that BilisPM can support multiple conflict-free access types. Then, we formulate the definition and feature of the bank status to simplify the control logic of BilisPM.
Mapping functions
Here "/" and "%" are the integer division and the modulo operations. Usually, M, N, X m and Y m are powers of two. f(x,y)=1 (0) indicates the element (x,y) is in the high (low) byte at the a(x,y)th position of MMs[s(x,y)]. Fig. 1 shows the values of mapping functions when M×N=4×2 and X m = Y m =16. {s(x,y),a(x,y)} or {s'(x,y),a(x,y)} indicates that the element (x,y) is mapped in the high or low byte at the a(x,y)th position of MMs[s(x,y)].
Access types
BilisPM is aimed at simultaneously providing the conflict-free accesses by row, column and block, to greatly improve the video/image algorithms. Types with BE (x 0 ,y 0 ) are defined in Eq. (4)∼(7). Here ROW, COL, BLK and ROWS denote accesses by row, column, block and interval row.
Theorem 1: If M×N≥8 (M=N or M=2N), then BilisPM can support the access types described in Eq. (4)∼(7) without conflicts.
Proof. Based on Theorem 2 (Section 2.3), we only need to prove that a certain access type with BE (0,0) or (1,0) is conflict-free. Since accesses by row, column and interval row are simple, we only prove the access by block. And we only prove the case when BLK(x 0 ,y 0 )=BLK(0,0) due to the page limitation. By Eq. (1) and (6), the index numbers of MMs of BLK(0,0) are: (2) and (3), when u%2=1, the elements (u,v) and (u-1,v) will be mapped into the high and low byte at the same position of a certain MM. So the block access is conflict-free. 
Definition and feature of bank status
Proof. We prove the case when ξ=0, since the proof is similar when ξ=1. 
From Eq. (9), we can get
Assuming the element (x 0 +u T +1,y 0 +v T ) is mapped into MMs[Q], we can get ((M+1)×((x 0 +u T +1)/2)+y 0 +v T )%(M×N)=Q=(T+s 0 )%(M×N), i.e.,
Eq. (11) subtracted from Eq. (12) gives ((M+1)×((x 0 +u T +1)/2-x 0 /2)+ v T )=(β-α)×M×N+T. Considering x 0 %2=0 and 0≤T<M×N, we can get
Obviously, Eq. (13) contradicts with Eq. (10). So the assumption is invalid, i.e., the element (x 0 +u T +1,y 0 +v T ) is not mapped into MMs [Q] .
The proof of the case when k T =2'b10 is over. Similarly, we can prove the cases when k T =2'b01, k T =2'b11 and k T =2'b00.
Implementation of BilisPM
From Theorem 2, we can design a BS Table (BST) to record the BS of each MM in different access types with BE (0,0) or (1,0). When dealing with an access with BE (x 0 ,y 0 ), we only need to calculate the MM number (s 0 ) of its BE and to read a certain item from the BST. Then we can calculate the initial addresses within MMs. After the initial addresses being circular right shifted by s 0 bits, we can obtain the real addresses within MMs. Besides, from Theorem 2, the positions of the data in an access also have the circular shifting relationship with the same access type with BE (0,0) or (1,0). Fig. 2 gives the hardware implementation of BilisPM and Table I shows the contents of the BST, when M×N=4×2 and X m =Y m =16. The controller of BilisPM mainly includes two parts: the data selection and the address generation. We will take a load request to BLK (3, 4) as an example to show how the controller deals with the addresses and the data. According to the access type (block) and x 0 %2=1, the controller of BilisPM can read the BST and get V1={{1,0,0}, {1,0,1}, {0,-,-}, {3,1,0}, {3,1,1},  {0,-,-}, {2,3,0}, {2,3,1}} . The initial addresses within MMs can be calculated as {1, 1, -, 2, 2, -, 3, 3}. Then we can get V2={{1,1}, {1,1}, {0,-}, {3,2}, {3,2}, {0,-}, {2,3}, {2,3}}. Meanwhile, the controller calculates the MM number of the element (3,4) and gets s 0 =7. After being circular right shifted by s 0 bits, V2 changes to V3={{1,1}, {0,-}, {3,2}, {3,2}, {0,-}, {2,3}, {2,3} {1,1}}. By V3, the situations of the mapped data within MMs are {2'b01, 2'b00, 2'b11, 2'b11, 2'b00, 2'b10, 2'b10, 2'b01}, and the real addresses within MMs are {1, -, 2, 2, -, 3, 3, 1}, which are coherent with Fig. 1 .
Fig. 2. Hardware implementation of BilisPM
If the data from the MMs are {a1a2, b1b2, c1c2, d1d2, e1e2, f1f2, g1g2, h1h2}, they will change to {h1h2, a1a2, b1b2, c1c2, d1d2, e1e2, f1f2, g1g2} after being circular left shifted by s 0 bits. According to the access type (block) and x 0 %2=1, the final valid data are {h2, c1, c2, f1, a2, d1, d2, g1}.
Experimental results

Area of MMs
The area of MMs accounts for most of the area of PMs, so we first evaluate it. Table II BilisPM has the similar area cost to that of baseline schemes, because BilisPM only changes the shape of each MM and does not introduce additional MMs. However, BilisPM can provide conflict-free accesses by row, column and block, which cannot be supported by baseline schemes.
Park's scheme can also support accesses by row, column and block without conflicts. Compared with Park's scheme, BilisPM can reduce the chip area by 17.1% on average (37.4% at most). That's because Park's scheme doesn't address equivalent P-M×N MMs, which results in a waste of chip area. Besides, Park's scheme can hardly provide the circular addressing, which will contribute to 35% of the external bandwidth [6] .
BilisPM and C. Liu's scheme have the similar functions: multiple access types and the circular addressing. However, BilisPM can reduce the chip area by 22.7% on average (38.1% at most), compared with C. Liu's scheme which splits each MM into two smaller MMs and introduces extra area cost.
Hardware complexity of PM controllers
We use the estimating method similar as that in paper [2] : The area cost of λ-input basic gates is assumed to be λ cost-units (CUs), with the exception that XOR/XNOR has 2λ CUs. For all the 2-input gates the delay is assumed to be 1 τ . We select X m =Y m =256, M×N=4×4, and P=17.
The controller (3,578 CUs) of BilisPM consumes 87% area of the controller (4,123 CUs) of Park's scheme, and 72% area of the controller (4,978 CUs) of C. Liu's scheme. The reasons are: 1). The width of the shifter in BilisPM is smaller due to its matched MMs. 2). The number and width of the required table in BilisPM are also smaller due to its feature described in Theorem 2.
3). The number of adders of BilisPM is smaller than that of C. Liu's scheme.
The critical path delay of BilisPM (21 τ ) is shorter than that of C. Liu's scheme (25 τ ), and is a little longer than that of Park's scheme (20 τ ). The critical path delay of the three schemes are also composed of three parts: the table reading time (T table), the address calculating time (T addr ) and the address shifting time (T shift). Since it can read the BST directly by access types and the parity of x 0 , BilisPM has a shorter T table. The width of the barrel shifter in BilisPM is smaller, so BilisPM also has a shorter T shift. Besides, due to the circular addressing roles, the T addr of BilisPM is equal to that of C. Liu's scheme but is longer than that of Park's scheme. Anyway, the critical path delay of BilisPM is reasonable.
Conclusion
This paper introduces BilisPM, which can support multiple conflict-free access types (row, column, block and etc.) and provide the circular addressing in X-Y directions of the 2D space. BilisPM can reduce the chip area by 22.7% on average (38.1% at most) and its controller has smaller chip area and reasonable critical path delay, as compared with schemes with unmatched MMs.
